Course search
2020 unit information
Classes and seminars in Trimester 2/Semester 2, 2020 will be online. Physical distancing for coronavirus (COVID-19) will affect delivery of other learning experiences in this unit. Please check your unit sites for announcements and updates one week prior to the start of your trimester or semester.
Last updated: 2 June 2020
SEE216 is offered in Trimester 1, Trimester 2 and Trimester 3 in 2020. From 2021 onwards, SEE216 will only be offered in Trimester 1 and Trimester 3.
At least 2 SE-coded units
SEE010 or SEJ010
SEE202 or SEE205
Students will on average spend 150 hours over the teaching period undertaking the teaching, learning and assessment activities for this unit.
1 x 2 hour class per week, 1 x 1 hour seminar per week, 4 x 3 hour practical per trimester. Students are required to attend and participate in practical activities for this unit at scheduled sessions on multiple days during the trimester.
1 x 2 hours of class per week (recordings provided), 1 x 1 hour online seminar per week. Students are required to attend and participate in practical activities at the Geelong Waurn Ponds Campus on the scheduled 1 day during the trimester intensive week (typically week 7) which aligns with assessment task 3 (laboratory report).
This is a knowledge and skill-based unit focusing on analogue and digital electronics. The first part of the unit covers the theory and applications of combinatorial and sequential logic circuits and systems. These will include standard SSI and MSI devices from flip-flops, counters and registers to memory devices. The second part of the unit covers the operation and applications of amplifiers and related devices. It will cover small-signal amplifiers based on bipolar-junction transistors. The unit will also discuss practical op amps and applications.
These are the Learning Outcomes (ULO) for this Unit
At the completion of this Unitsuccessful students can:
ULO1
Design and build combinational and sequential logic circuits that map given inputs to achieve desired output patterns
GLO1: Discipline-specific knowledge and capabilitiesGLO4: Critical thinkingGLO5: Problem solving
ULO2
Compare and analyse the characteristics of programmable logic devices and reconfigure the device for given functions
ULO3
Design switches for implementing conditional binary behaviour
ULO4
Design amplifiers for analogue signal processingand for conditioning analogue signals before digitization
These Unit Learning Outcomes are applicable for all teaching periods throughout the year
The assessment due weeks provided may change. The Unit Chair will clarify the exact assessment requirements, including the due date, at the start of the teaching period.
To be eligible to obtain a pass in this unit, students must achieve an overall mark of at least 40% in the examination and a mark of at least 50% on the laboratory reports.
The texts and reading list for the unit can be found on the University Library via the link below: SEE216 Note: Select the relevant trimester reading list. Please note that a future teaching period's reading list may not be available until a month prior to the start of that teaching period so you may wish to use the relevant trimester's prior year reading list as a guide only.
Click on the fee link below which describes you:
